FPGA Implementation of Area-Efficient IEEE 754 Complex Divider
نویسندگان
چکیده
منابع مشابه
An Efficient FPGA Implementation of IEEE 802.16e LDPC Encoder
In this paper, a FPGA implementation of IEEE 802.16e LDPC encoder is presented. We employ parity bit prediction and correction to break up the data dependency within the encoding process. This encoder implementation can handle sixteen combinations of code rates and code lengths defined in IEEE 802.16e standards. Efficient hardware architecture reduces the complexity and area of encoder that can...
متن کاملTime-area efficient multiplier-free filter architectures for FPGA implementation
Simultaneous design of multiplier-free filters and their hardware imp1 ementation in Xilinx Field Programmable Gate Array (XC4000) is presented. The filter synthesis method is a new approach based on cascade coupling of low oirder sections. The complexity of the design algorithm is O(fi1ter order). The hardware design methodology leads to high performance filters with sampling frequencies in th...
متن کاملIEEE Standard 754 Floating-Point
There are several ways to represent real numbers on computers. Fixed point places a radix point somewhere in the middle of the digits, and is equivalent to using integers that represent portions of some unit. For example, one might represent 1/100ths of a unit; if you have four decimal digits, you could represent 10.82, or 00.01. Another approach is to use rationals, and represent every number ...
متن کاملArea Optimized Fpga Implementation of Adaptive Beamformer
Quadratic Rotation decomposition (QRD) based recursive least squares (RLS) algorithm can be used in variety of communication applications and its low complexity implementation can be of interest. In this paper we have presented an application of QRD based RLS algorithm using Coordinate Rotation by Digital Computer (CORDIC) operator for implementing an adaptive beamformer. FPGA resource estimate...
متن کاملEfficient FPGA implementation of a STBC-OFDM combiner for an IEEE 802.16 software radio receiver
In this paper, an efficient FPGA implementation of a 4x4 Space-Time Block Coding (STBC) combiner for MIMO-OFDM software radio receivers is considered. The proposed combiner is based on a low-complexity algorithm which reduces the interference due to the Quasi-Orthogonality of the STBC decoding. In the literature, feedback techniques have been proposed to solve this problem. However, the algorit...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Procedia Technology
سال: 2016
ISSN: 2212-0173
DOI: 10.1016/j.protcy.2016.05.245